- Apparatus for power consumption reduction, Patent Number: US 7562316
- Frequency management apparatus, systems, and methods, Patent Number: US 7282966
- Clock modulation circuits with time averaging, Patent Number: US 20070238434
- PLL with controlled VCO bias, Patent Number: US 20070046343
- Method and apparatus for power consumption reduction, Patent Number: US 20060259890
- Method for power consumption reduction, Patent Number: US 7096433
- Frequency management apparatus, systems, and methods, Patent Number: US 20060066376
- Adaptive body bias for clock skew compensation, Patent Number: US 7015741
- Adaptive frequency clock generation system, Patent Number: US 20050218955
- Method and apparatus for detecting on-die voltage variations, Patent Number: US 20050184764
- Method and apparatus for optimizing clock distribution to reduce the effect of power supply noise, Patent Number: US 6934872
- Adaptive body bias for clock skew compensation, Patent Number: US 20050134361
- Method and apparatus for power consumption reduction, Patent Number: US 20050102642
- Digital clock skew detection and phase alignment, Patent Number: US 6622255
- Method and apparatus for optimizing clock distribution to reduce the effect of power supply noise, Patent Number: US 20030115493
- Method and apparatus for synchronizing clock signals in a multiple die circuit including a stop clock feature, Patent Number: US 5706485
- Method and apparatus for optimizing clock distribution to reduce the effect of power supply noise, Patent Number: US 693487
- Adaptive frequency clock signal, Patent Number: US 6922111
- Clock signal generation and distribution via ring oscillators, Patent Number: US 6922112
- Method and apparatus for detecting on-die voltage variations, Patent Number: US 6882238
- Method and apparatus for correcting a clock duty cycle in a clock distribution network, Patent Number: US 6750689
- Automated clock alignment for testing processors in a bypass mode, Patent Number: US 6704892
- Generating a 2-phase clock using a non-50% divider circuit, Patent Number: US 6629255
- Method and apparatus for generating 2/N mode bus clock signals, Patent Number: US 5821784
- Core clock correction in a 2/N mode clocking scheme, Patent Number: US 5834956
- Method and apparatus for generating 2/N mode bus clock signals, Patent Number: US 6104219
- Method and apparatus for clock skew compensation, Patent Number: US 6192092
- Core clock correction in a 2/N mode clocking scheme, Patent Number: US 6208180
- Core clock correction in a 2/n mode clocking scheme, Patent Number: US 6268749
- Clock distribution system for selectively enabling clock signals to portions of a pipelined circuit, Patent Number: US 6611920